

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO. FILING DATE		,	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
09/870,447	06/01/2001	, ,	Brian Boles	18153.0045	8455		
31625	7590 11/10/2005	•		EXAMINER			
BAKER BO	OTTS L.L.P.			CLEARY, 1	CLEARY, THOMAS J		
	EPARTMENT CINTO BLVD., SUITE 15	00		ART UNIT	T PAPER NUMBER		
	X 78701-4039			2111	2111		

DATE MAILED: 11/10/2005

Please find below and/or attached an Office communication concerning this application or proceeding.



Commissioner for Patents
United States Patent and Trademark Office
P.O. Box 1450
Alexandria, VA 22313-1450
www.uspto.gov

Serial No.: 09870447

Applicant: Brian Boles

Filing Date: June 1, 2001

Date Mailed: November 10, 2005

ACKNOWLEDGEMENT OF REQUEST

Notice of Allowance/Allowability Mailed

The request for a copy of the initialed PTO 1449, dated <u>December 10, 2004</u>, has been received by the U.S. Patent and Trademark Office.

• Requested copy attached

SUNDA M. ARCHER

For the Office of Patent Publication

Rev.02/24/05

	.			, seem to a see				1 of 2		
PTO-1449				Application No.	Applicant(s)					
	10	E 41 - D 1 1	0'4-4'	09/870,447	Brian Boles					
	Information Disclosure Citation in Application			Docket Number	Group Art 1					
اس ۱۳۵۶ ء				068354.1471	2111	June 1, 2				
١	MYS ,		•	-U:S:PATENT DOCUMENTS						
Z	Pan A	ADE DUMENT NO.	DATE	NAME	CLASS	SUBCLASS	FILING DATE			
Š	A.	3930253	12/30/75	Maida	340	347	1/24/74			
Ŋ	В.	5974549	10/26/99	Golan	713	200	3/27/97			
1	C.	6055619	4/25/00	North et al.	713	36				
~	0.	6282637	8/28/01	Chan et al.	712	223				
	∙ E.	6728856	4/27/04	Grosbach et al.	711	202	6/1/01			
_	F.	0.2000		Ortobour of di						
	G.									
_	Н.									
	I.									
	J.			· · · · · · · · · · · · · · · · · · ·				. · · · · · · ·		
		1	F	OREIGN PATENT DOCUMEN	ITS	<u> </u>				
		DOCUMENT NO.	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION YES NO			
	К	01037424 A	2/89		нозм	.001/82		_¥_		
Ç	L.	0 554 917 A2	8/11/93	EP	G06F	9/26	x			
¥	M.	0 855 643 A1	7/29/98	EP	G06F	9/30	х			
4	N.	0 992 888	12/4/00	EP	G06F	9/32	х			
ā	0.	0 992 889	12/14/00	EP	G06F	9/32	х			
_	P.	96/11443	4/18/96	wo	G06F	15/78	х			
				NON-PATENT DOCUMENTS	1					
	DOCUMENT (Including Author, Title, Source, and Pertinent Pages)									
		Moon B I et al.: "A 32-bit RISC Microprocessor with DSP Functionality: Rapid Prototyping" IEICE								
7	Q.	Transactions on Fundamentals of Electronics, Communications and Computer Sciences, Institute of Electronics Information and Comm. Eng. Tokyo, JP, vol. E84-A no. 5, pages 1339-1347, XP001060025 ISSN: 0916-8508								
3	R.	Turley J: "Balancing Conflicting Requirements When Mixing RISC, DSPs" Computer Design, Pennwell Publ. Littleton, Massachusetts, IS, vol. 37, no. 10, pages 46, 48, 50-53, XP000860706 ISSN:0010-4566								
Z	s.	Levy M: "Microprocessor and DSP Technologies Unite for Embedded Applications" EDN Electrical Design News, Cahners Publishing Co., Newtown Massachusetts, US, no. Europe, pages 73-74, 76, 78-80, XP000779113 ISSN: 0012-7515								
ፏ	′ T.	Intel, Pentium Processor Family Developer's Manual, Volume 3: Architecture and Programming Manual, , Pages 3-1, 3-2, 3-15, 14-1 to 14-30, 18-7, and 25-289 to 25-292								

10/1997 1 to 12-10 DATE CONSIDERED EXAMINER EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP § 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next confirmantiation to the applicant.

Intel, Embedded Intel486 Processor Family Developer's Manual, pgs. 2-2, 3-17, 3-37, 4-5, 4-6, 10-1 to 10-12, 12-

U.S. Patent and Trademark Office

U.